

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

add lines  
number

501.4329600  
due 12/13/03  
WIS  
w/decl + assign

FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT  
DEVICE

BACKGROUND OF THE INVENTION

The present invention relates to a fabrication for use in the manufacture technique of a semiconductor integrated circuit device and, more the invention relates that is particularly to a technique effective when applied to a process of forming a Co (cobalt) silicide layer on the surface of the source and drain of a MISFET (Metal that is Insulator Semiconductor Field Effect Transistor) formed in a silicon substrate.

As a silicide process for the purpose of suppressing spikes of Co silicide, this known ~~known~~ is a technique of depositing a Co film and a TiN film (oxidation barrier film) on the surface of the source and drain of a silicon substrate, forming a dicobalt silicide (Co<sub>2</sub>Si) film by application of a first heat treatment at a temperature less than 400°C, removing the TiN film and an unreacted Co film by wet etching, and application of forming a cobalt disilicide (Co<sub>2</sub>Si) film by a second heat treatment at a temperature ranging from 700 to 900°C (refer to Japanese Unexamined Patent Publication No. Hei 11(1999)-283935, U.S. Patent No. 6221764, Japanese Unexamined Patent Publication No. 2000-243726 and U.S. Patent No. 6337272).

[Patent Publication 1]

Japanese Unexamined Patent Publication No. Hei 11(1999)-

283935

[Patent Publication 2]

U.S. Patent No. 6221764

[Patent Publication 3]

Japanese Unexamined Patent Publication No. 2000-243726

[Patent Publication 4]

U.S. Patent No. 6337272

#### SUMMARY OF THE INVENTION

The silicide process of forming a Co (cobalt) silicide layer on the surface of semiconductor regions constituting the source and drain of a MISFET, or the surface of a polycrystalline silicon film constituting a gate electrode, is essential for <sup>achieving</sup> ~~actualizing~~ high-speed operation of the MISFET.

It is <sup>a</sup> ~~the~~ common practice to form a Co silicide layer over the surface of the source and drain <sup>that have been</sup> ~~formed~~ over a silicon substrate by depositing a Co film over the silicon substrate, which has the source and drain formed therein, by sputtering; depositing an oxidation barrier film, such as <sup>a</sup> TiN (titanium nitride) film, over the Co film for preventing oxidation of the Co film; heat treating the silicon substrate to form a Co silicide layer on the interface between the silicon substrate and the Co film; and, then, removing the oxidation barrier film <sup>that is</sup> no longer required and

an unreacted Co film by wet etching.

Upon formation of the Co silicide layer by the above-described process, it is important to suppress, as much as possible, an increase in the junction leakage current resulting from a deterioration in flatness <sup>a</sup> <sup>known as</sup> (phenomenon, so-called "spiking") on the interface between the silicon substrate and the Co silicide layer.

It is known that the heat treatment of the Co film <sup>that has been</sup> deposited over the silicon substrate changes the composition of the Co silicide layer, <sup>that is</sup> formed on the interface therebetween from dicobalt silicide ( $\text{Co}_2\text{Si}$ ) to cobalt monosilicide ( $\text{CoSi}$ ) and, then, to cobalt disilicide ( $\text{CoSi}_2$ ), and the resistance of the cobalt disilicide ( $\text{CoSi}_2$ ), <sup>which is</sup> the final silicide, is the lowest.

As a result of careful investigation <sup>of</sup> the deposition of a Co film by <sup>a</sup> sputtering and subsequent heat treatment procedure, the present inventors have obtained the findings <sup>as</sup> described below.

In the conventional Co silicide process, when a Co film is deposited over a silicon substrate by sputtering, an undesired reaction layer is formed on the interface between the Co film during formation and the silicon substrate owing to an increase in the substrate temperature caused by, for example, <sup>the</sup> collision energy of cobalt. This reaction layer is apt to have <sup>an</sup> uneven thickness, because <sup>the</sup>

time spent for the formation of the Co film is short and ~~the~~ temperature in the wafer plane does not increase uniformly. The flatness of the interface between the silicon substrate and ~~the~~ cobalt disilicide layer, which will be formed by the subsequent heat treatment, is deteriorated, reflecting the variations in the thickness of the reaction layer, which shortens the distance between the bottom of the source and drain and the bottom of the Co silicide layer, leading to an increase in ~~the~~ junction leakage current.

In addition, upon conversion of dicobalt silicide ( $\text{Co}_2\text{Si}$ ) to cobalt monosilicide ( $\text{CoSi}$ ) and, then, to cobalt disilicide ( $\text{CoSi}_2$ ) by low temperature heat treatment and high temperature heat treatment of the Co film <sup>that is</sup> deposited over the silicon substrate, a reaction between ~~the~~ Co and ~~the~~ silicon proceeds rapidly, and high-resistance dicobalt silicide ( $\text{Co}_2\text{Si}$ ) ~~layer~~ and cobalt monosilicide ( $\text{CoSi}$ ) layers remain on the interface between the cobalt disilicide <sup>( $\text{CoSi}_2$ )</sup> ~~( $\text{Co}_2\text{Si}$ )~~ layer, the final product, and the silicon substrate. This increases ~~the~~ parasitic resistance between the source and drain, causing a problem of signal delay.

<sup>Therefore, it is an</sup> ~~An~~ object of the present invention ~~is therefore~~ to provide a technique <sup>that is</sup> capable of forming, over the surface of a source and drain of a MISFET, a low resistance Co silicide layer not causing signal delay and having less

leakage current.

The above-described and ~~the~~ other objects, and novel features of the present invention will be apparent from the description herein and <sup>the</sup> accompanying drawings.

Typical <sup>aspects</sup> ~~inventions~~ of the invention <sup>will</sup> disclosed ~~by~~ the present application <sup>will</sup> ~~next~~ be outlined briefly.

The <sup>fabrication of</sup> ~~fabrication~~ method of a semiconductor integrated circuit device according to the present invention comprises the steps of:

(a) depositing a cobalt film at a temperature less than 200°C over the main surface of a silicon wafer in a first sputtering chamber of a sputtering apparatus equipped with a plurality of chambers including at least a sputtering chamber and a heat treatment chamber;

(b) depositing an oxidation barrier film at a temperature of 200°C or greater, but less than 400°C, over the main surface of the silicon wafer having the cobalt film deposited thereover in a second sputtering chamber of the sputtering apparatus;

(c) heating the silicon wafer having the oxidation barrier film deposited thereover at a temperature of 200°C or greater, but less than 400°C, in the second sputtering chamber and forming a silicide layer having dicobalt silicide ( $\text{Co}_2\text{Si}$ ) as a main component on the interface between the silicon wafer and the cobalt film;

(d) after the step (c), heating the silicon wafer at a temperature of  $400^{\circ}\text{C}$  or greater, but less than  $700^{\circ}\text{C}$ , in the heat treatment chamber of the sputtering apparatus to convert the main component of the silicide layer from dicobalt silicide into cobalt monosilicide ( $\text{CoSi}$ );

(e) after the step (d), removing the oxidation barrier film and an unreacted portion of the cobalt film from the main surface of the silicon wafer; and

(f) after the step (e), heating the silicon wafer at a temperature of  $700^{\circ}\text{C}$  or greater, but less than  $900^{\circ}\text{C}$ , to convert the main component of the silicide layer from cobalt monosilicide to cobalt disilicide ( $\text{CoSi}_2$ ).

Outlines of ~~the~~ <sup>examples of the</sup> other <sup>below</sup> inventions included in the present application will ~~next~~ be itemized.

20. A <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device, comprises the steps of:

(a) depositing cobalt over semiconductor regions of a silicon base surface region over the main surface of a wafer, which are to be source and drain regions of a MISFET, while maintaining the temperature of the wafer at a first temperature which does not substantially cause a reaction between silicon and cobalt;

(b) after the step (a), subjecting the first main surface of the wafer having cobalt deposited thereover to a first heat treatment at a second temperature <sup>that is</sup> higher than

the first temperature to react silicon in the silicon base surface region and <sup>the</sup> cobalt thus deposited;

(c) after the step (b), removing an unreacted portion of cobalt thus deposited; and

(d) subjecting the first main surface of the wafer from which the unreacted portion of cobalt has been removed to a second heat treatment at a third temperature <sup>that is</sup> higher than the second temperature to convert a film formed by a reaction between the remaining cobalt and silicon into a film composed mainly of cobalt disilicide.

21. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 20, the first temperature is less than 200°C.

22. A <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 21, wherein the first heat treatment step comprises the steps of:

(i) subjecting the first main surface of the wafer having cobalt deposited thereover to pretreatment at a fourth temperature <sup>that is</sup> higher than the first temperature, but lower than the second temperature, to react silicon in the silicon base surface region with <sup>the</sup> cobalt thus deposited and convert a portion of the deposited cobalt into a first silicide member composed mainly of dicobalt silicide; and

(ii) after the step (i), subjecting the first main surface of the wafer to <sup>a</sup> first heat treatment at the second



temperature to convert the first silicide member into a second silicide member composed mainly of cobalt monosilicide.

23. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 22, the first temperature is less than 100°C.

24. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 22, the first temperature is less than 50°C.

25. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 22, the first temperature is normal temperature.

26. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 25, the first temperature is less than 35°C.

27. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 22, cobalt is deposited by sputtering.

28. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 27, the sputtering is high directional sputtering.

29. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor integrated circuit device as described above in 28, the high directional sputtering is long throw sputtering.

30. In a <sup>method of</sup> fabrication ~~method~~ of a semiconductor

integrated circuit device as described above in 22, the wafer to be treated is not exposed to the outside air during the period from the initiation of the step (i) to the completion of the step (ii).

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a step in the method of a fabrication method of a semiconductor integrated circuit device according to one embodiment of the present invention;

FIG. 2 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in the method of the fabrication method of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 3 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in the method of the fabrication method of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 4 is a schematic plan view of a single-wafer-processing multi-chamber sputtering apparatus of the type used for the formation of a Co silicide layer;

FIG. 5 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in the method of the fabrication method of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 6 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 7 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 8 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 9 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 10 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 11 is a fragmentary cross-sectional view of a semiconductor substrate illustrating a subsequent step in method 1 the fabrication ~~method~~ of a semiconductor integrated circuit device according to the one embodiment of the present invention;

FIG. 12 is a schematic cross-sectional view of a

cobalt sputtering apparatus to be used in the one embodiment of the present invention;

FIG. 13 is a schematic cross-sectional view of a TiN sputtering apparatus to be used in the one embodiment of the present invention; and

FIG. 14 is a schematic exploded <sup>perspective view of the wafer support</sup> ~~layout~~ of the cobalt sputtering apparatus of FIG. 12 and the TiN sputtering apparatus of FIG. 13.

#### DETAILED DESCRIPTION OF THE INVENTION

The embodiments of the present invention will ~~next~~ be described specifically based on the accompanying drawings.

In all <sup>of</sup> the drawings ~~for describing the embodiments, like~~ <sup>having like</sup> members ~~of a function~~ will be identified by like reference numerals, and overlapping descriptions <sup>thereof</sup> will be omitted.

In the <sup>description of the</sup> ~~below described~~ embodiments, <sup>the subject matter of the invention</sup> ~~a description~~ <sup>maybe</sup> will be made after divided in plural sections or in plural embodiments if necessary for convenience's sake. These plural sections or embodiments are not <sup>to be considered</sup> independent <sup>of</sup> each other, but <sup>have</sup> ~~in~~ a relation such that one <sup>represents</sup> ~~is~~ a modification example, details or <sup>a</sup> complementary description of a part or whole of the other one, unless otherwise specifically indicated.

In the ~~below~~ described examples, when ~~a~~ reference is made to <sup>a</sup> ~~the~~ number of elements (including the number, value,

amount and range), the number is not limited to a specific number, but can be greater than or less than the specific number, unless otherwise specifically indicated, <sup>when</sup> or <sup>this</sup> principally apparent that the number is limited to the specific number.

Moreover in the <sup>description of the</sup> ~~below described~~ embodiments, it is needless to say that the <sup>constituent</sup> ~~constituting~~ elements (including element steps) are not always essential, unless otherwise specifically indicated, <sup>when it is</sup> or, principally apparent that they are essential.

Similarly, in the <sup>describing the</sup> ~~below described~~ embodiments, when a reference is made to the shape or positional relationship of the <sup>constituent</sup> ~~constituting~~ elements, that substantially analogous or similar to it is also embraced, unless otherwise specifically indicated, <sup>when it is</sup> or, principally apparent that it is not. This also applies to the above-described value and range.

The term "semiconductor integrated circuit device" as used herein means not only that formed over a single crystal silicon wafer, but also that formed over an SOI substrate, TFT liquid crystals formed on another substrate or the like, unless otherwise specifically indicated that it is not. The term "wafer" means not only a single crystal silicon wafer, but also an SOI substrate or a substantially disk-shaped or rectangular integrated circuit substrate for

the formation of TFT liquid crystals, unless otherwise specifically indicated that it is not.

The term "silicon" as used with regard to the surface portion of a silicon substrate or so-called polysilicon electrode embraces a silicon base member having silicon as a main component and having an impurity introduced therein as needed and a silicon base member having improved performance by adding germanium or the like to silicon to form its alloy (the substrate surface region the component of which is converted into SiGe, or the polysilicon electrode the component of which is converted into SiGe), unless otherwise specifically indicated that it is not, when it is or apparent that it is not.

The term "polysilicon" embraces not only typical polycrystalline silicon, but also amorphous silicon and microcrystalline silicon, unless otherwise specifically indicated that it is not, when it is or apparent that it is not. This is because polysilicon, which is sometimes amorphous silicon at the beginning of its formation, usually changes into "polysilicon in the narrow meaning" by the heat treatment conducted later, but it is difficult to specify the time when this change into "polysilicon in the narrow meaning" occurs.

When reference is made to components of a member (for example, member X composed of A), the other components

are not excluded, unless otherwise specifically indicated <sup>when it is</sup> that they are not, or, <sup>apparent</sup> that they are not. This will equally apply to an atmospheric gas.

It is needless to say that a gate insulating film for a CMOS integrated circuit is not limited to an oxide film. <sup>also</sup> It embraces, for example, a silicon nitride film, which is a non-oxide-film type inorganic insulating film, as the gate insulating film. This will equally apply to <sup>the terms</sup> "metal" and "semiconductor".

<sup>The fabrication</sup> In this Embodiment, the ~~fabrication~~ <sup>a</sup> method <sup>1</sup> is applied to ~~that~~ <sup>next</sup> of CMOS-LSI. The ~~fabrication method~~ <sup>the</sup> will ~~next~~ <sup>thereby</sup> be described in the order of steps based on FIGS. 1 to 11.

As illustrated in FIG. 1, an isolation groove 2 is formed in a semiconductor substrate (which will hereinafter be called <sup>a</sup> "substrate" or "wafer") 1 having a specific resistance of from 1 to 10  $\Omega\text{cm}$  and <sup>which is</sup> ~~being~~ made of p type single crystal silicon. This isolation groove 2 is formed by etching the substrate 1 in an element isolation region to form a groove, depositing a silicon oxide film 3 over the substrate 1, including the inside of the groove, by CVD and removing an unnecessary portion of the silicon oxide film 3 outside the groove by chemical mechanical polishing.

A p type well 4 and an n type well 5 are formed by ion implantation of boron in <sup>one</sup> ~~a~~ portion of the substrate 1 and phosphorus in the other portion, respectively, followed

by steam oxidation of the substrate 1, whereby a gate oxide film 6 is formed over the surface of each of the p type well 4 and n type well 5.

As illustrated in FIG. 2, a gate electrode 7 is formed over each of the p type well 4 and n type well 5 (a CMOS or CMIS integrated circuit having a so-called dual gate structure). This gate electrode 7 is formed, for example, by depositing a polycrystalline silicon film (in practice, the polycrystalline silicon film tends to be in the amorphous condition upon deposition, but it becomes polycrystalline <sup>in response to</sup> ~~by~~ any one of the heat treatments conducted later, so that unless otherwise specifically indicated, silicon in the amorphous condition is included in <sup>the</sup> ~~the~~ "polycrystalline silicon") over the gate oxide film 6 by CVD, implanting phosphorus ions in the polycrystalline silicon film over the p type well 4, implanting boron ions in the polycrystalline silicon film over the n type well 5, and then patterning the polycrystalline silicon film by dry etching <sup>using</sup> ~~with~~ a photoresist film as a mask.

Phosphorus or arsenic ions are then implanted in the p type well 4 to form n<sup>-</sup> type semiconductor regions 8 having a low impurity concentration, while boron ions are implanted in the n type well 5 to form p<sup>-</sup> type semiconductor regions 9 having a low impurity concentration.

As illustrated in FIG. 3, a silicon nitride film <sup>that has been</sup> ~~is~~



deposited over the substrate 1 by CVD is anisotropically etched to form a sidewall spacer 10 over each of the sidewalls of the gate electrode 7 and, at the same time, to expose the surface of the substrate 1 ( $n^-$  type semiconductor region 8,  $p^-$  type semiconductor region 9). The  $p$  type well 4 is then implanted with phosphorus or arsenic ions to form  $n^+$  type semiconductor regions 11 (source, drain) having a high impurity concentration, while the  $n$  type well 5 is implanted with boron ions to form  $p^+$  type semiconductor regions 12 (source, drain) having a high impurity concentration.

After the surface of the substrate 1 is batch-washed with buffered hydrofluoric acid (washing for the purpose of removing a natural oxide film from the silicon surface, or for removing a CVD oxide film when the ion implantation is conducted via the oxide film), a Co (cobalt) silicide layer is formed, in the below-described manner, over the surface of each of the gate electrode 7,  $n^+$  type semiconductor regions 11 (source, drain) and  $p^+$  type semiconductor regions 12 (source, drain). This silicide layer forming process is <sup>a</sup>so-called "silicide process" in which silicide formation over the gate and source/drain is conducted in self alignment by making use of the separation action of the sidewall. This system has the advantage of forming silicide even over the gate and lowering the resistance

thereof. In the case of a polymetal gate electrode (or metal electrode), on the other hand, the resistance is reduced more by the metal, and there is no need <sup>for</sup> ~~of~~ silicide formation, so that prior to the deposition of cobalt, an insulating film must be laid over the gate electrode to cover it.

FIG.4 is a schematic plan view of a single-wafer-<sup>of the type</sup> processing multi-chamber sputtering apparatus, to be used for the formation of a Co silicide layer. Similar to many multi-chamber system apparatuses, this apparatus permits the transfer of a wafer without bringing it in contact with the outside air between chambers. When steps from deposition (sputtering) of cobalt to second annealing are conducted without contact with the outside air in such an apparatus, an oxidation barrier film, which will be described below, is not inevitable. When in this process, successive treatments are not conducted in one integrated multi-chamber apparatus and a wafer before the treatment is brought into contact with the outside air (for example, the wafer is released into the air after cobalt deposition and the oxidation barrier film, such as TiN, is sputtered in another apparatus), use of an oxidation barrier film, such as TiN, which will be described below, is advantageous. On the contrary, when the wafer is treated, during the above-described steps, without contact with the outside air by

using an integrated multi-chamber apparatus, it is  
— advantageous not to use an oxidation barrier film, such as  
— TiN, because damage caused by wet etching upon removal of  
the barrier film can be avoided.

— This sputtering apparatus 100 is equipped with a  
plurality of chambers, such as a first sputtering chamber  
101, a second sputtering chamber 102, and a heat treatment  
chamber 103, robot hands 104, 105 for carrying the substrate  
(wafer) 1 to the plurality of chambers, a loader 106 and an  
unloader 107. The apparatus has a structure permitting  
film formation and heat treatment continuously inside the  
apparatus.

— The formation of a Co silicide layer using the  
sputtering apparatus 100 is conducted by carrying the wafer  
1 inside the first sputtering chamber 101 and then  
depositing a Co film 13 over the main surface of the  
substrate (wafer 1), as illustrated in FIG. 5.

— The Co film 13 is deposited at a temperature <sup>that is</sup> low  
enough not to form a reaction layer between Si and Co on  
the interface between the source/drain ( $n^+$  type  
semiconductor regions 11,  $p^+$  type semiconductor regions 12)  
formed in the substrate (wafer) 1 and the Co film 13, more  
specifically, at a temperature less than  $200^\circ\text{C}$ , preferably  
less than  $100^\circ\text{C}$ , still more preferably less than  $50^\circ\text{C}$ . The  
"temperature" <sup>referred to</sup> ~~used~~, here means the surface temperature (main

surface on the integrated circuit formation side) of the wafer 1 in the first sputtering chamber 101.

In this Embodiment, the Co film 13 is deposited to ~~give~~ a thickness of about 10 nm, while maintaining the surface temperature of the wafer 1 at room temperature (25°C) (the term "room temperature" means a temperature of 15°C or greater, but less than 35°C, with 25°C as a center, but ~~the~~ <sup>a</sup> temperature outside the above-described range is not excluded). In order to maintain the surface temperature of the wafer 1 at room temperature (25°C), it is recommended to ~~take~~ <sup>adopt</sup> heat exchange countermeasures, for example, by constituting an electrostatic chuck from a material exhibiting good heat dissipation or <sup>by</sup> circulating a coolant in the electrostatic chuck. Not only the electrostatic chuck, but also <sup>a</sup> chuck of ~~the other~~ <sup>another</sup> type may be used. When an electrostatic chuck is used, <sup>the</sup> temperature control and temperature distribution characteristics are superior because of good adhesion with a wafer. Even after such countermeasures are taken, extension of the formation time of the Co film 13 causes a gradual increase of the temperature of the wafer 1 owing to heat (sometimes causes uneven temperature distribution) generated by the collision of <sup>molecules</sup> cobalt, so that, in this Embodiment, the deposition is completed within a short time (for example 10 seconds) less than 15 seconds, desirably not greater than 10 seconds.

Upon deposition, the purity of the target cobalt, excluding nonmetal impurities, is preferably 99.99 wt.% or greater, more preferably 99.999 wt.% or greater. The argon atmospheric pressure ranges from, for example, 0.4 to 1 Pa (not limited to this range) and a target distance (the shortest distance between the target ~~to~~<sup>and</sup> the wafer upon operation) is for example 50 mm (ordinarily employed sputtering apparatus). A highly directional sputtering apparatus (long throw sputtering apparatus or ionizing sputtering apparatus having a target distance of about 190 mm) is desired for attaining good coverage characteristics.

By forming the Co film 13 at a low temperature and preventing generation of a reaction layer between Si and Co on the interface between the substrate (wafer) 1 and the Co film 13 during film formation, the subsequent silicide reaction can be allowed to proceed smoothly.

The wafer 1 is then transferred from the first sputtering chamber 101 to the second sputtering chamber 102. As illustrated in FIG. 6, a TiN (titanium nitride) film 14 of about 10 nm in thickness is deposited over the Co film 13. The TiN film 14 serves as an oxidation barrier film for preventing the surface of the Co film 13 from being oxidized during the procedure of forming a Co silicide layer. As the oxidation barrier film, not only <sup>the</sup> TiN film 14, but also a nitrided metal compound film, such as <sup>Si</sup>WN

(tungsten nitride) film or TaN (tantalum nitride) film, can be used.

The sputtering for the deposition of the TiN film is performed by so-called reactive sputtering. <sup>More</sup> Described specifically, the sputtering for the formation of an oxidation barrier film is conducted using a titanium target (in the case of a TiN film) in a mixed gas atmosphere of argon and nitrogen (for example, <sup>at</sup> an atmospheric pressure of from 0.4 to 1 Pa, but not limited thereto). Upon sputtering, the purity of the target titanium, excluding non-metal impurities, is preferably 99.99 wt.% or greater, more preferably 99.999 wt% or greater. The target distance (the shortest distance between the target and the wafer upon operation) is, for example, 50 mm (ordinarily employed sputtering apparatus). When better coverage characteristics are desired, however, use of a high directional sputtering apparatus (such as long throw sputtering apparatus having a target distance of about 190 mm) is preferred. It has been proved that the use of the TiN film as an oxidation barrier film for aluminum interconnects or damascene interconnects contributes to the stabilization of the process.

The TiN film 14 is deposited at a temperature <sup>that is</sup> low enough not to cause a rapid progress of a silicide reaction between the substrate (wafer) 1 and the Co film 13 formed

over the surface thereof, more specifically, at a temperature range (surface temperature of the wafer) of 200°C or greater, but less than 400°C. Since with an increase in the formation time of the TiN film 14, the temperature of the wafer 1, ~~shows~~ <sup>exhibits</sup> an excessive rise owing to ~~a~~ radiant heat, the deposition is completed in a short time, such as less than 15 seconds, desirably 10 seconds or less (for example, 8 seconds) in this embodiment.

Sputtering apparatuses <sup>to be</sup> used for the above-described Co sputtering and sputtering of an oxidation barrier (refractory metal nitride) film, such as TiN, will ~~next~~ be described <sup>next</sup> in detail. FIG. 12 <sup>shows</sup> is a Co sputtering apparatus. Indicated at numeral ~~111~~ <sup>including</sup> is a high purity cobalt target <sup>111</sup>, ~~112~~ <sup>112</sup> an Ar (argon) plasma, ~~113~~ <sup>113</sup> an integrated circuit wafer to be sputtered and ~~114~~ <sup>114</sup> a wafer support.

FIG. 13 illustrates a sputtering apparatus <sup>for deposition</sup> of TiN. Indicated at numeral ~~115~~ <sup>including</sup> is a high-purity Ti target <sup>115</sup>, ~~112~~ <sup>112</sup> an Ar plasma, ~~113~~ <sup>113</sup> an integrated circuit wafer to be sputtered and ~~114~~ <sup>114</sup> a wafer support. Reactive sputtering is employed in this case, so that sputtering is conducted in the flow of a nitrogen gas.

FIG. 14 is an ~~inside~~ <sup>view diagrammatically</sup> exploded ~~layout~~ illustrating the details of the wafer support 114, <sup>which includes</sup> ~~Indicated at numeral~~ <sup>114a</sup> 114a is a main body portion of the wafer support 114, ~~116~~ <sup>116</sup> a heater plate (resistance heating type) disposed therebelow

for heating, ~~117~~ a cooling plate<sup>117</sup> for cooling the wafer, ~~118~~  
a cooling water line<sup>118</sup> for this cooling, and ~~119~~ a flange and  
bellows<sup>119</sup> to enclose them therein.

By heat treating (first annealing) the wafer 1 in the second sputtering chamber 102, a dicobalt silicide ( $\text{Co}_2\text{Si}$ ) layer 15 is formed on each of the interface between the source/drain ( $\text{n}^+$  semiconductor regions 11,  $\text{p}^+$  type semiconductor regions 12) formed in the substrate (wafer) 1 and the Co film 13 and the interface between the gate electrode 7 made of a polycrystalline silicon film and the Co film 13.

This heat treatment is conducted at a temperature<sup>that is</sup> low enough not to cause conversion of the main component of the silicide layer 15a from dicobalt silicide ( $\text{Co}_2\text{Si}$ ) into cobalt monosilicide ( $\text{CoSi}$ ) or cobalt disilicide ( $\text{CoSi}_2$ ), which will otherwise occur owing to ~~a~~ rapid progress of ~~a~~ <sup>the</sup> silicide reaction on the interface between the source/drain ( $\text{n}^+$  semiconductor regions 11,  $\text{p}^+$  type semiconductor regions 12) and the Co film 13, more specifically, within a temperature range (surface temperature of the wafer) of  $200^\circ\text{C}$  or greater, but less than  $400^\circ\text{C}$ , which is similar to that of the above-described deposition temperature of the TiN film 14. In this Embodiment, after the TiN film 14 is deposited at a wafer surface temperature set at  $300^\circ\text{C}$  by temperature control or heating via a wafer supporting means



(for example, an electrostatic chuck), heat treatment (first annealing) is conducted for about 4 minutes while maintaining the surface temperature of the wafer at 300°C by further effecting the temperature control or heating via the wafer supporting means.

The wafer 1 is then transferred from the second sputtering chamber 102 to the heat treatment chamber 103 and subjected to <sup>a</sup>second heat treatment (second annealing) in a non-oxidizing gas atmosphere, whereby the silicide layer 15a, having as a main component dicobalt silicide ( $\text{Co}_2\text{Si}$ ), is converted into a cobalt monosilicide ( $\text{CoSi}$ ) layer 15b. This heat treatment is conducted at a temperature not permitting conversion of the main component of the silicide layer 15b from cobalt monosilicide ( $\text{CoSi}$ ) into cobalt disilicide ( $\text{CoSi}_2$ ), which will otherwise occur owing to ~~a~~ rapid progress of ~~a~~ <sup>the</sup> silicide reaction on the interface between the source/drain ( $n^+$  semiconductor regions 11,  $p^+$  type semiconductor regions 12) and the Co film 13, more specifically, at a temperature range (surface temperature of the wafer) of 400°C or greater, but less than 700°C. In this Embodiment, RTA (Rapid Thermal Anneal) system heat treatment is conducted in the heat treatment chamber 103 with a nitrogen gas atmosphere at the wafer surface temperature set at 500°C.

After the wafer 1 is taken out from the sputtering

apparatus 100, the TiN film 14 is removed by wet etching with a mixture of ammonia and hydrogen peroxide, followed by removal of an unreacted portion of the Co film 13 by wet etching with a mixture of hydrochloric acid and hydrogen peroxide, as illustrated in FIG. 9.

The wafer 1 is then transferred to the heat treatment chamber 103 of the sputtering apparatus 100 or another chamber of a similar multi-chamber type apparatus, or a treatment chamber of another heat treatment apparatus and is subjected to <sup>a</sup>third heat treatment (third annealing) in a non-oxidizing gas atmosphere, whereby the silicide layer 15b composed mainly of cobalt monosilicide (CoSi) is converted into a cobalt disilicide (CoSi<sub>2</sub>) layer 15, as illustrated in FIG. 10. This heat treatment is conducted at a temperature higher than that of the second heat treatment, more specifically, within a temperature range of 700°C or greater, but less than 900°C.

In this Embodiment, the RTA system heat treatment is adopted, while using nitrogen as the atmospheric gas of the heat treatment chamber 103 and setting the wafer surface temperature at 740°C. An RTA apparatus other than the sputtering apparatus 100 can be used for the heat treatment for conversion of the cobalt monosilicide (CoSi) layer 15b into the cobalt disilicide (CoSi<sub>2</sub>) layer 15. It is generally considered that the use of different apparatuses

or different chambers in the same apparatus heightens <sup>th</sup> ~~is~~ throughput when treatment temperatures are different. On the contrary, when the treatments are conducted in the same chamber of one apparatus, many wafers can be treated without using many apparatuses.

By the steps so far mentioned, a silicide layer 15 composed mainly of cobalt disilicide ( $\text{CoSi}_2$ ) is formed over the interface between the source/drain ( $\text{n}^+$  semiconductor regions 11,  $\text{p}^+$  type semiconductor regions 12) formed in the substrate (wafer) 1 and the Co film 13 and the interface between the gate electrode 7 made of a polycrystalline silicon film and the Co film 13, whereby an n channel type MISFET ( $\text{Qn}$ ) and a p channel type MISFET ( $\text{Qp}$ ) are completed.

As illustrated in FIG. 11, a silicon nitride film 16 and a silicon oxide film 17 are then deposited over the substrate 1 by CVD. The silicon oxide film 17 and silicon nitride film 16 over the source/drain ( $\text{n}^+$  semiconductor regions 11,  $\text{p}^+$  type semiconductor regions 12) are dry etched to form contact holes 18. Over the silicon oxide film 17 including the inside of the contact holes 18, a W interconnect 20 is formed.

By dry etching or CMP, an interconnect plug <sup>is formed</sup> ~~is formed~~ to fill the contact hole ~~is formed~~. A titanium film and a titanium nitride film are then formed by sputtering. Also, by sputtering, aluminum and copper are formed into a film in

an inert atmosphere of nitrogen or the like at a temperature of about 300°C. Then, an aluminum alloy film is formed as an interconnect metal film between semiconductor elements, whereby a stacked interconnect layer is obtained.

As described above, in the <sup>method of</sup> ~~formation method~~ of a CO silicide layer according to this Embodiment, no undesired reaction layer is formed on the interface between the Co film 13 during formation and the substrate 1 because the Co film 13 is formed at a low temperature. It is therefore possible to planarize the interface between the substrate 1 and the finally-formed silicide layer 15 composed mainly of cobalt disilicide ( $\text{CoSi}_2$ ) and, <sup>to</sup> thereby, <sup>the</sup> prevent an increase in junction leakage current.

In addition, heat treatment after the deposition of the Co film 13 is divided into three stages <sup>so as</sup> to gradually carry out conversion from the dicobalt silicide ( $\text{Co}_2\text{Si}$ ) layer 15a to the cobalt monosilicide ( $\text{CoSi}$ ) layer 15b, and, then, to the cobalt disilicide ( $\text{CoSi}_2$ ) layer 15, so that the cobalt monosilicide ( $\text{CoSi}$ ) layer 15b or dicobalt silicide ( $\text{Co}_2\text{Si}$ ) layer 15a having a high resistance does not remain on the interface between the substrate 1 and the finally-formed cobalt disilicide ( $\text{CoSi}_2$ ) layer 15.

This makes <sup>it</sup> ~~is~~ possible to maintain a fixed distance between the bottom of the source/drain ( $n^+$  type

semiconductor regions 11, p<sup>+</sup> type semiconductor regions 12) and the bottom of the cobalt disilicide (CoSi<sub>2</sub>) layer 15 and, thereby, prevent an increase in the junction leakage current. Moreover, ~~the~~ parasitic resistance decreases and no signal delay occurs, because no high resistance layer is formed on the interface between the cobalt disilicide (CoSi<sub>2</sub>) layer 15 and the substrate 1.

The present invention ~~completed~~ by the present inventors ~~was~~ <sup>has been</sup> described specifically based on ~~its~~ <sup>various</sup> embodiments. It should ~~however~~ be borne in mind <sup>however,</sup> that the present invention is not limited to or by the ~~embodiments~~ <sup>foregoing</sup> <sup>to</sup> but can be modified ~~within~~ <sup>to</sup> an extent not departing from the gist of the invention.

For example, the deposition of the TiN film and the first heat treatment were carried out in the same sputtering chamber in the above-described Embodiment, but they may be conducted in separate chambers.

When the MISFET of the present invention is applied to an SRAM (Static Random Access Memory) having a full CMOS type memory cell formed of ~~1~~ <sup>six</sup> transistors, the source and drain of the MISFET constituting the flip flop of the memory cell is formed just below the surface of the silicon substrate which has been converted into cobalt silicide, so that ~~the~~ junction leakage current under the standby state can be reduced.

Advantages available from the typical <sup>aspects of the</sup> invention <sup>and features</sup> of the invention disclosed by the present application, will next be described briefly.

Upon formation of a Co silicide layer by the heat treatment of a Co film deposited over the source and drain of a MISFET, the source and drain can be formed to have less junction leakage current and low resistance by carrying out the heat treatment in three stages <sup>so as</sup> to convert the main component of the Co silicide layer from a dicobalt silicide ( $\text{Co}_2\text{Si}$ ) to cobalt monosilicide ( $\text{CoSi}$ ) and, then, to cobalt disilicide ( $\text{CoSi}_2$ ), successively.